Elastic membrane for semiconductor wafer polishing



FIG. 1 is a bottom perspective view of an elastic membrane for semiconductor wafer polishing showing our new design;

FIG. 2 is a top perspective view thereof;

FIG. 3 is a bottom view thereof;

FIG. 4 is a top view thereof;

FIG. 5 is a front view thereof, a rear view being identical thereto;

FIG. 6 is a right-side view thereof, a left-side view being identical thereto;

FIG. 7 is a cross-sectional view taken along line 7-7 of FIG. 4; and,

FIG. 8 is an enlarged portion view labeled FIG. 8 in FIG. 7.

The dash-dot lines in FIG. 7 represent the boundary line of the enlarged portion view shown in FIG. 8. 

CLAIM The ornamental design for an elastic membrane for semiconductor wafer polishing, as shown and described. 